I. INTRODUCTION
A CONVENTIONAL dynamic random access memory (DRAM) consists of one transistor and one storage capacitor. The DRAM evolution, so far very successful, is facing severe challenges due to the difficulty of scaling down the capacitor. Complicated 3-D structures (high aspect stack or deep trench) are being used to obtain a sufficient storage capacitance (≥ 25 fF/cell [1] ). A most attractive solution is to suppress the capacitor and use the floating body of a silicon on insulator (SOI) transistor to store the charge. Several capacitorless single-transistor DRAMs (1T-DRAMs) have been proposed [2] - [7] . The recent ZRAM version [8] is operated in a bipolar mode with a single control gate, but the voltage needed is relatively high, leading to oxide reliability issues. All other 1T-DRAMs use the majority carriers stored at one interface to modulate the minority carrier current flowing at the opposite interface. This revolutionary principle is based on the coexistence of electrons and holes in the same body which basically requires a two-gate operation or moderately thick films (∼50 nm). However, ultrathin films (≤ 10 nm) are needed for MOSFET scaling beyond the 45-nm node; this condition also applies to embedded 1T-DRAMs cointegrated with logic circuits. Unfortunately, the supercoupling effect [9] Manuscript received May 11, 2010 forbids the simultaneous activation of the electron and hole channels, facing each other, in the same ultrathin silicon layer.
In this letter, we propose a totally new concept (A-RAM) [10] , using some of the 1T-DRAM fundamentals but featuring unique architecture and electrostatic properties. The A-RAM has been designed to separate physically the majority and minority carriers even in ultrathin fully depleted (FD) SOI layers [11] by eliminating the supercoupling effect.
II. A-RAM: STRUCTURE AND OPERATION PRINCIPLES

A. A-RAM Structure
The A-RAM is an FD SOI transistor which features two ultrathin semibodies physically isolated by a middle oxide (MOX) but sharing the source and drain regions [see Fig. 1(a) ]. When operated as a memory cell, the top semibody is used for majority charge storage (holes) while the bottom semibody serves to sense the device state through an electron current. The MOX constitutes the key advantage of the A-RAM cell: Electron and hole populations can be brought very close to each other without triggering their recombination which would occur in an ultrathin single body [9] .
The A-RAM structure can be fabricated by the local oxidation (MOX) of the bottom semibody, followed by the epitaxial regrowth of both the upper semibody and the source/drain regions. The shorter the device, the better the quality of the epilayer. The SON process can also be envisaged: the growth of a sacrificial SiGe layer, Si epitaxy, and SiGe etch leaving a cavity to be refilled with the MOX dielectric [12] . The MOX principle is adaptable to a vertical FinFET configuration.
B. A-RAM Operation
Memory state "1" is programmed by charging the top semibody with holes [see Fig. 1(b) ] via impact ionization or bandto-band tunneling (GIDL) [13] . A volume inversion electron channel is activated, via electrostatic coupling, in the ultrathin bottom semibody, establishing electrical continuity between the 0741-3106/$26.00 © 2010 IEEE source and drain regions. If the drain voltage is increased, a substantial current flows through the transistor.
When no charge is stored in the top semibody (storage channel), the electron concentration in the bottom semibody (sense channel) is extremely low, defining the state "0" [see Fig. 1(c) ]. The source and drain regions are electrically isolated: even raising the drain voltage results in a negligible current. In the "retention" phase, the negative gate bias and the zero drain voltage are used to maintain the holes in the storage channel.
C. A-RAM Advantages
The A-RAM architecture offers unique partitioning, suppressing the supercoupling effect. Considering a symmetrical architecture and assuming linear potential profiles within the device, the electric field in the silicon semibodies (E Si ) is related to the total potential drop in the body,
For a SiO 2 MOX with T MOX T tot /2, the electric field needed to achieve the same potential difference between the gate oxide-film and film-BOX interfaces is much lower than that in a conventional FD transistor with the same total thickness. This corroborates the "field absorbtion" benefit introduced by the lower dielectric constant of the MOX layer (i.e., Si E Si ≈ MOX E MOX ). For example, in a 10-nm-thick FD SOI MOSFET, the formation of the opposite electron and hole channels would require 1 MV/cm (Δψ body ≥ 2Φ F ). Such a field cannot be accommodated, even if the gate bias is increased, because of the oxide reliability issues.
In the A-RAM, the electrons and the holes are physically confined in designated volumes: The stored charge is always in the top body, whereas the current is sensed through the bottom body of the device. The ultrathin semibodies benefit from the volume inversion when the current is sensed [14] .
The retention is controlled directly by the gate bias. Unlike other 1T-DRAMs, the A-RAM is a single-gate transistor. There is no need for biasing a bottom gate, the manufacturing of which is difficult. However, if realistic DG (or ultrathin BOX) transistors can be fabricated, the use of the bottom gate may bring additional flexibility to the A-RAM.
The A-RAM can be operated according to the principle of "unified" memory [15] , [16] , with either 1T-DRAM or EEP-ROM function. In the A-RAMs, not only the BOX but also the MOX can be functionalized (ONO or nanocrystals) to store nonvolatile charges which modify the threshold voltage of the electron channel in the lower semibody.
The A-RAM features low-power operation, long retention, large memory window, simple programming, nondestructive reading avoiding subsequent refresh, and further scalability. These advantages will be exemplified in the following paragraphs.
III. SIMULATION RESULTS
The A-RAM operation has been validated by numerical simulations. The Poisson and continuity equations where solved in the transient mode by accounting for the band-to-band tunneling, impact ionization, and generation-recombination mechanisms. Fig. 2(a) shows a possible bias sequence for writing and reading the transistor states; the sensed drain current is shown in Fig. 2(b) .
At the starting time (t = 0), the "0" bit has been written, and the upper semibody of the cell is discharged. The cell state, tested by slightly increasing the drain voltage (0.1 V), shows a negligible drain current. Next, the "1" state is programmed by impact ionization. A gate voltage pulse is embedded in a drain voltage pulse. This guarantees that, when the gate voltage decreases back to the negative retention value, the hole recombination is prevented. During the gate bias transient, the lateral field remains high enabling more holes to be generated. In Fig. 2 , the "1" state has been sensed ten times, showing a large enough current (60 μA/μm) and no degradation. The reading is nondestructive: The refresh is only needed to compensate for the temporal charge derive. The "0" state is written by pulsing the gate bias to a positive value (typically, 1 V). The holes are rapidly eliminated (nanosecond) by the junctions which become forward biased due to the sudden increase in the body potential. The electron concentration in the bottom semibody decreases, and the sensed drain current returns to a subthreshold value. Note that this capacitive coupling enables the "0" state writing without changing the drain bias (the typical procedure in the 1T-DRAMs is to forward bias the drainchannel junction).
The temporal evolution of the "1" and "0" states has been simulated for two values of the total device thickness (Fig. 3) . The negative gate bias controls the concentration of the holes. If the amount of the generated holes is higher than the value accommodated by the gate bias, then temporary hole recombination occurs leading to exponential current decay in the "1" state as shown in Fig. 3 . However, for longer periods of time, the equilibrium is achieved, and the current reaches a saturated constant value.
The slow derive of the "0" state is caused by the gradual repopulation of the upper body with holes resulting from the thermal generation and leakage current in the source and drain junctions. After 0.1 s, the memory effect is maintained, showing a large difference between the "0" and "1" states, particularly in the ultrathin device. The drain voltage must be kept reasonably low when testing the cell state; otherwise, the impact ionization in the sense channel may occur destroying the information. For a given total device thickness, increasing the MOX thickness (i.e., thinner semibodies) benefits the cell "1" state and slightly improves the retention time. The device optimization implies a tradeoff between the coupling, electrostatic potential difference, and quantum limitations (threshold voltage increase and phonon confinement in the ultrathin bodies).
The preliminary simulations of A-RAM matrix arrays do not show disturb and crosstalk issues because the voltage levels for the programming and retention are modest.
IV. CONCLUSION
A novel 1T-DRAM cell has been proposed, described, and simulated. It exploits the dedicated body partitioning for the charge storing and current sensing in the FD SOI transistor. The cell features easy discrimination of the "1" and "0" states, defined by the concentration of majority carriers stored in the upper body. The numerical simulations demonstrate the competitive programming and retention times, which result from the physical separation of the two types of carriers. The A-RAM is operated in the single-gate mode and achieves low-power operation and enhanced scalability. The A-RAM concept is versatile, its architecture being amenable to structural (FinFET) and doping (p/n) modifications.
